Synchronus-sequential-design is a project mainly written in VHDL, it's free.

Laboration in VHDL (= Lab 3)